IV TRANSISTOR BIASING AND STABILIZATION

4.1 NEED FOR TRANSISTOR BIASING:

If the o/p signal must be a faithful reproduction of the i/p signal, the transistor must be operated in active region. That means an operating point has to be established in this region. To establish an operating point (proper values of collector current $I_c$ and collector to emitter voltage $V_{CE}$) appropriate supply voltages and resistances must be suitably chosen in the ckt. This process of selecting proper supply voltages and resistance for obtaining desired operating point or Q point is called as biasing and the ckt used for transistor biasing is called as biasing ckt.

There are four conditions to be met by a transistor so that it acts as a faithful amp:

1) Emitter base junction must be forward biased ($V_{BE}=0.7V$ for Si, $0.2V$ for Ge) and collector base junction must be reverse biased for all levels of i/p signal.

2) $V_{CE}$ voltage should not fall below $V_{CE\text{ (sat)}}$ ($0.3V$ for Si, $0.1V$ for Ge) for any part of the i/p signal. For $V_{CE}$ less than $V_{CE\text{ (sat)}}$ the collector base junction is not probably reverse biased.

3) The value of the signal $I_c$ when no signal is applied should be at least equal to the max. collector current due to signal alone.

4) Max. rating of the transistor $I_{c\text{(max)}}$, $V_{CE\text{ (max)}}$ and $P_{D\text{(max)}}$ should not be exceeded at any value of i/p signal.

Consider the fig shown in fig1. If operating point is selected at A, A represents a condition when no bias is applied to the transistor i.e, $I_c=0$, $V_{CE}=0$. It does not satisfy the above said conditions necessary for faithful amplification.

Point C is too close to $P_{D\text{(max)}}$ curve of the transistor. Therefore the o/p voltage swing in the positive direction is limited.

Point B is located in the middle of active region. It will allow both positive and negative half cycles in the o/p signal. It also provides linear gain and larger possible o/p voltages and currents.

Hence operating point for a transistor amplifier is selected to be in the middle of active region.
4.2 DC LOAD LINE:

Referring to the biasing circuit of fig 4.2a, the values of $V_{CC}$ and $R_C$ are fixed and $I_c$ and $V_{CE}$ are dependent on $R_B$.

Applying Kirchhoff’s voltage law to the collector circuit in fig. 4.2a, we get

$$V_{cc} = I_c R_c + V_{ce}$$
The straight line represented by AB in fig.4.2b is called the dc load line. The coordinates of the end point A are obtained by substituting $V_{CE} = 0$ in the above equation. Then $I_C = \frac{V_{cc}}{R_C}$. Therefore, the coordinates of A are $V_{CE} = 0$ and $I_C = \frac{V_{cc}}{R_C}$.

The coordinates of B are obtained by substituting $I_C = 0$ in the above equation. Then $V_{ce} = V_{cc}$. Therefore, the coordinates of B are $V_{CE} = V_{cc}$ and $I_C = 0$. Thus the dc load line AB can be drawn if the values of $R_C$ and $V_{cc}$ are known.

As shown in the fig.4.2b, the optimum point is located at the mid point of the midway between a and b. In order to get faithful amplification, the Q point must be well within the active region of the transistor.

Even though the Q point is fixed properly, it is very important to ensure that the operating point remains stable where it is originally fixed. If the Q point shifts nearer to either A or B, the output voltage and current get clipped, thereby o/p signal is distorted.

In practice, the Q-point tends to shift its position due to any or all of the following three main factors.

1) Reverse saturation current, $I_{co}$, which doubles for every $10^\circ C$ raise in temperature
2) Base emitter Voltage, $V_{BE}$, which decreases by 2.5 mV per $^\circ C$
3) Transistor current gain, $h_{FE}$ or $\beta$ which increases with temperature.

If base current $I_B$ is kept constant since $I_B$ is approximately equal to $V_{cc}/R_B$. If the transistor is replaced by another one of the same type, one cannot ensure that the new transistor will have identical parameters as that of the first one. Parameters such as $\beta$ vary over a range. This results in the variation of collector current $I_C$ for a given $I_B$. Hence, in the o/p characteristics, the spacing between the curves might increase or decrease which leads to the shifting of the Q-point to a location which might be completely unsatisfactory.

4.3 AC LOAD LINE:

After drawing the dc load line, the operating point Q is properly located at the center of the dc load line. This operating point is chosen under zero input signal condition of the circuit. Hence the ac load line should also pass through the operating point Q. The effective ac load resistance $R_{ac}$ is a combination of $R_C$ parallel to $R_L$ i.e. $R_{ac} = R_L || R_C$. So the slope of the ac load line CQD will be $\left(\frac{1}{R_{ac}}\right)$. To draw the ac load line, two end points, i.e. $V_{CE(max)}$ and $I_{C(max)}$ when the signal is applied are required.
\[ V_{CE_{\text{max}}} = V_{CEQ} + I_{CQ} R_{ac}, \] which locates point D on the Vce axis.

\[ I_{c_{\text{max}}} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}, \] which locates the point C on the Ic axis.

By joining points c and D, ac load line CD is constructed. As \( R_c > R_{ac} \), the dc load line is less steep than ac load line.

### 4.4 STABILITY FACTOR (S):

The rise of temperature results in an increase in the value of transistor gain \( \beta \) and the leakage current \( I_{co} \). So, \( I_c \) also increases which results in a shift in operating point. Therefore, the biasing network should be provided with thermal stability. Maintenance of the operating point is specified by \( S \), which indicates the degree of change in operating point due to change in temperature.

The extent to which \( I_c \) is stabilized with varying \( I_c \) is measured by a stability factor \( S \)

\[
S = \frac{\partial I_c}{\partial I_{co}} \approx \frac{dI_c}{dI_{co}} \approx \frac{dI_c}{dI_{co}}, \beta \text{ and } I_B \text{ constant}
\]

For CE configuration \( I_c = \beta I_B + (1 + \beta) I_{co} \)

Differentiate the above equation w.r.t \( I_c \), we get

\[
1 = \beta \frac{dI_B}{dI_c} + (1 + \beta) \frac{dI_{co}}{dI_c}
\]

\[
1 - \beta \frac{dI_B}{dI_c} = \frac{(\beta + 1)}{S}
\]

\[
S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_c}}
\]

\( S \) should be small to have better thermal stability.

**Stability factor \( S' \) and \( S'' \):**
\( S' \) is defined as the rate of change of \( I_C \) with \( V_{BE} \), keeping \( I_C \) and \( V_{BE} \) constant.

\[
S' = \frac{\partial I_C}{\partial V_{BE}}
\]

\( S'' \) is defined as the rate of change of \( I_C \) with \( \beta \), keeping \( I_{CO} \) and \( V_{BE} \) constant.

\[
S'' = \frac{\partial I_C}{\partial \beta}
\]

4.5 METHODS OF TRANSISTOR BIASING:

1) Fixed bias (base bias)

This form of biasing is also called base bias. In the fig 4.3 shown, the single power source (for example, a battery) is used for both collector and base of a transistor, although separate batteries can also be used.

In the given circuit,

\[
V_{cc} = I_B R_B + V_{be}
\]

Therefore, \( I_B = (V_{cc} - V_{be})/R_B \)

Since the equation is independent of current \( I_C R \), \( dI_B/dI_C R = 0 \) and the stability factor is given by the equation..... reduces to

\[
S = 1 + \beta
\]
Since $\beta$ is a large quantity, this is very poor biasing circuit. Therefore in practice the circuit is not used for biasing.

For a given transistor, $V_{be}$ does not vary significantly during use. As $V_{cc}$ is of fixed value, on selection of $R_B$, the base current $I_B$ is fixed. Therefore this type is called fixed bias type of circuit.

Also for given circuit, $V_{cc} = I_C R_C + V_{ce}$

Therefore, $V_{ce} = V_{cc} - I_C R_C$

**Merits:**

- It is simple to shift the operating point anywhere in the active region by merely changing the base resistor ($R_B$).
- A very small number of components are required.

**Demerits:**

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in $V_{be}$ will change $I_B$ and thus cause $R_E$ to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of $\beta$ can be expected. Due to this change the operating point will shift.

**2) Emitter-Feedback Bias:**

The emitter feedback bias circuit is shown in the fig 4.4. The fixed bias circuit is modified by attaching an external resistor to the emitter. This resistor introduces negative feedback that stabilizes the Q-point. From Kirchhoff’s voltage law, the voltage across the base resistor is

$$V_{RB} = V_{CC} - I_e R_e - V_{be}.$$
From Ohm's law, the base current is

\[ I_b = \frac{V_{Rb}}{R_b}. \]

The way feedback controls the bias point is as follows. If \( V_{be} \) is held constant and temperature increases, emitter current increases. However, a larger \( I_e \) increases the emitter voltage \( V_e = I_e R_e \), which in turn reduces the voltage \( V_{Rb} \) across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current because \( I_c = \beta I_B \). Collector current and emitter current are related by \( I_c = \alpha I_e \) with \( \alpha \approx 1 \), so increase in emitter current with temperature is opposed, and operating point is kept stable.

Similarly, if the transistor is replaced by another, there may be a change in \( I_C \) (corresponding to change in \( \beta \)-value, for example). By similar process as above, the change is negated and operating point kept stable.

For the given circuit,

\[ I_B = \frac{(V_{CC} - V_{be})}{(R_B + (\beta + 1)R_e)}. \]

**Merits:**

The circuit has the tendency to stabilize operating point against changes in temperature and \( \beta \)-value.

**Demerits:**

- In this circuit, to keep \( I_C \) independent of \( \beta \) the following condition must be met:
\[ I_C = \beta I_B = \frac{\beta(V_{CC} - V_{be})}{R_B + (\beta + 1)R_E} \approx \frac{(V_{CC} - V_{be})}{R_E} \]

which is approximately the case if \((\beta + 1)R_E >> R_B\).

- As \(\beta\)-value is fixed for a given transistor, this relation can be satisfied either by keeping \(R_E\) very large, or making \(R_B\) very low.
- If \(R_E\) is of large value, high \(V_{CC}\) is necessary. This increases cost as well as precautions necessary while handling.
- If \(R_B\) is low, a separate low voltage supply should be used in the base circuit. Using two supplies of different voltages is impractical.
- In addition to the above, \(R_E\) causes ac feedback which reduces the voltage gain of the amplifier.

3) **COLLECTOR TO BASE BIAS OR COLLECTOR FEED-BACK BIAS:**

![Diagram](image)

This configuration shown in fig 4.5 employs negative feedback to prevent thermal runaway and stabilize the operating point. In this form of biasing, the base resistor \(R_B\) is connected to the collector instead of connecting it to the DC source \(V_{CC}\). So any thermal runaway will induce a voltage drop across the \(R_c\) resistor that will throttle the transistor's base current.

From Kirchhoff's voltage law, the voltage \(V_{Rb}\) across the base resistor \(R_b\) is

\[ V_{Rb} = V_{cc} - \left( I_C + I_B \right)R_C - V_{be} \]
By the Ebers–Moll model, \( I_c = \beta I_b \), and so

\[
V_{R_b} = V_{cc} - (\beta I_b + I_b)R_c - V_{be} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.
\]

From Ohm's law, the base current \( I_b = V_{R_b}/R_b \), and so

\[
\frac{V_{R_b}}{I_bR_b} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.
\]

Hence, the base current \( I_b \) is

\[
I_b = \frac{V_{cc} - V_{be}}{R_b + (\beta + 1)R_c}
\]

If \( V_{be} \) is held constant and temperature increases, then the collector current \( I_c \) increases. However, a larger \( I_c \) causes the voltage drop across resistor \( R_c \) to increase, which in turn reduces the voltage \( V_{R_b} \) across the base resistor \( R_b \). A lower base-resistor voltage drop reduces the base current \( I_b \), which results in less collector current \( I_c \). Because an increase in collector current with temperature is opposed, the operating point is kept stable.

**Merits:**

- Circuit stabilizes the operating point against variations in temperature and \( \beta \) (i.e. replacement of transistor)

**Demerits:**

- In this circuit, to keep \( I_c \) independent of \( \beta \), the following condition must be met:

\[
I_c = \beta I_b = \frac{\beta(V_{cc} - V_{be})}{R_b + R_c + \beta R_c} \approx \frac{(V_{cc} - V_{be})}{R_c}
\]

which is the case when

\[
\beta R_c \gg R_b.
\]

- As \( \beta \)-value is fixed (and generally unknown) for a given transistor, this relation can be satisfied either by keeping \( R_c \) fairly large or making \( R_b \) very low.

- If \( R_c \) is large, a high \( V_{cc} \) is necessary, which increases cost as well as precautions necessary while handling.
If $R_b$ is low, the reverse bias of the collector–base region is small, which limits the range of collector voltage swing that leaves the transistor in active mode.

The resistor $R_b$ causes an AC feedback, reducing the voltage gain of the amplifier. This undesirable effect is a trade-off for greater Q-point stability.

**Usage:** The feedback also decreases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the gain reduction from feedback, this biasing form is used only when the trade-off for stability is warranted.

---

**4) COLLECTOR –EMITTER FEEDBACK BIAS:**

The above fig4.6 shows the collector –emitter feedback bias circuit that can be obtained by applying both the collector feedback and emitter feedback. Here the collector feedback is provided by connecting a resistance $R_B$ from the collector to the base and emitter feedback is provided by connecting an emitter $R_e$ from emitter to ground. Both feedbacks are used to control collector current and base current $I_b$ in the opposite direction to increase the stability as compared to the previous biasing circuits.

**5) VOLTAGE DIVIDER BIAS OR SELF BIAS OR EMITTER BIAS:**
The voltage divider as shown in the fig 4.7 is formed using external resistors $R_1$ and $R_2$. The voltage across $R_2$ forward biases the emitter junction. By proper selection of resistors $R_1$ and $R_2$, the operating point of the transistor can be made independent of $\beta$. In this circuit, the voltage divider holds the base voltage fixed independent of base current provided the divider current is large compared to the base current. However, even with a fixed base voltage, collector current varies with temperature (for example) so an emitter resistor is added to stabilize the Q-point, similar to the above circuits with emitter resistor.

In this circuit the base voltage is given by:

$$V_B = \text{voltage across } R_2 = V_{cc} \frac{R_2}{(R_1 + R_2)} - I_B \frac{R_1 R_2}{(R_1 + R_2)}$$

$$\approx V_{cc} \frac{R_2}{(R_1 + R_2)} \text{ provided } I_B << I_2 = V_B / R_2.$$

Also $V_B = V_{be} + I_E R_E$

For the given circuit,

$$I_B = \frac{V_{CC} \frac{1}{1+R_1/R_2} - V_{be}}{\beta + 1} R_E \frac{1}{R_1 \parallel R_2}.$$

Let the current in resistor $R_1$ is $I_1$ and this is divided into two parts – current through base and resistor $R_2$. Since the base current is very small so for all practical purpose it is assumed that $I_1$ also flows through $R_2$, so we have
Applying KVL in the circuit, we have

\[ I_1 = \frac{V_{CC}}{R_1 + R_2} \]
\[ V_2 = \frac{V_{CC}}{R_1 + R_2} \cdot R_2 \]

It is apparent from above expression that the collector current is independent of \( R_2 \) thus the stability is excellent. In all practical cases the value of VBE is quite small in comparison to the V2, so it can be ignored in the above expression so the collector current is almost independent of the transistor parameters thus this arrangement provides excellent stability.

Again applying KVL in collector circuit, we have

\[ V_{CC} = I_C R_C + V_{CE} + I_E R_E \]
\[ \therefore I_C \cong I_E \]
\[ \therefore V_{CC} = I_C R_C + V_{CE} + I_C R_E \]
\[ V_{CE} = V_{CC} - I_C (R_C + R_E) \]

The resistor RE provides stability to the circuit. If the current through the collector rises, the voltage across the resistor RE also rises. This will cause VCE to increase as the voltage V2 is independent of collector current. This decreases the base current, thus collector current increases to its former value.

Stability factor for such circuit arrangement is given by

\[ S = \frac{(1 + \beta)(R_{eq} + R_E)}{R_{eq} + R_E (1 + \beta)} \]
\[ R_{eq} = R_1 || R_2 \]
\[ S = \frac{(1 + \beta) \left(1 + \frac{R_{eq}}{R_E}\right)}{R_E + 1 + \beta} \]

If Req/RE is very small compared to 1, it can be ignored in the above expression thus we have
\[ s = \frac{1 + \beta}{1 + \beta} = 1 \]

Which is excellent since it is the smallest possible value for the stability. In actual practice the value of stability factor is around 8-10, since Req/RE cannot be ignored as compared to 1.

**Merits:**

- Unlike above circuits, only one dc supply is necessary.
- Operating point is almost independent of \( \beta \) variation.
- Operating point stabilized against shift in temperature.

**Demerits:**

- In this circuit, to keep \( I_C \) independent of \( \beta \) the following condition must be met:

\[
I_C = \beta I_B = \beta \frac{V_{CC} - V_{be}}{(\beta + 1)R_E + R_1 \parallel R_2} \approx \frac{V_{CC} - V_{be}}{R_E},
\]

which is approximately the case if \( (\beta + 1)R_E >> R_1 \parallel R_2 \)

where \( R_1 \parallel R_2 \) denotes the equivalent resistance of \( R_1 \) and \( R_2 \) connected in parallel.

- As \( \beta \)-value is fixed for a given transistor, this relation can be satisfied either by keeping \( R_E \) fairly large, or making \( R_1 \parallel R_2 \) very low.

- If \( R_E \) is of large value, high \( V_{CC} \) is necessary. This increases cost as well as precautions necessary while handling.

- If \( R_1 \parallel R_2 \) is low, either \( R_1 \) is low, or \( R_2 \) is low, or both are low. A low \( R_1 \) raises \( V_B \) closer to \( V_C \), reducing the available swing in collector voltage, and limiting how large \( R_C \) can be made without driving the transistor out of active mode. A low \( R_2 \) lowers \( V_{be} \), reducing the allowed collector current. Lowering both resistor values draws more current from the power supply and lowers the input resistance of the amplifier as seen from the base.

- AC as well as DC feedback is caused by \( R_E \), which reduces the AC voltage gain of the amplifier. A method to avoid AC feedback while retaining DC feedback is discussed below.

**Usage:** The circuit’s stability and merits as above make it widely used for linear circuits.

**4.6 BIAS COMPENSATION USING DIODE AND TRANSISTOR:**
The various biasing circuits considered use some type of negative feedback to stabilize the operation point. Also, diodes, thermistors and sensistors can be used to compensate for variations in current.

**DIODE COMPENSATION:**

The following fig 4.8 shows a transistor amplifier with a diode D connected across the base-emitter junction for compensation of change in collector saturation current $I_{CO}$. The diode is of the same material as the transistor and it is reverse biased by the emitter-base junction voltage $V_{BE}$, allowing the diode reverse saturation current $I_D$ to flow through diode D. The base current $I_B = I - I_D$.

As long as temperature is constant, diode D operates as a resistor. As the temperature increases, $I_{CO}$ of the transistor increases. Hence, to compensate for this, the base current $I_B$ should be decreased.

The increase in temperature will also cause the leakage current $I_D$ through D to increase and thereby decrease the base current $I_B$. This is the required action to keep $I_C$ constant.

This type of bias compensation does not need a change in $I_C$ to effect the change in $I_C$, as both $I_D$ and $I_{CO}$ can track almost equally according to the change in temperature.

**THERMISTOR COMPENSATION:**
The following fig4.9 a thermistor $R_T$, having a negative temperature coefficient is connected in parallel with $R_2$. The resistance of thermistor decreases exponentially with increase of temperature. An increase of temperature will decrease the base voltage $V_{BE}$, reducing $I_B$ and $I_C$.

**SENSISTOR COMPENSATION:**

In the following fig4.10 shown a sensistor $R_s$ having a positive temperature coefficient is connected across $R_1$ or $R_E$. $R_s$ increases with temperature. As the temperature increases, the equivalent resistance of the parallel combination of $R_1$ and $R_s$ also increases and hence $V_{BE}$ decreases, reducing $I_B$ and $I_c$. This reduced $I_c$ compensates for increased $I_c$ caused by the increase in $V_{BE}$, $I_{CO}$ and $\beta$ due to temperature.
4.7 THERMAL RUNAWAY AND THERMAL STABILITY:

THERMAL RUNAWAY:

The collector current for the CE circuit is given by \( I_C = \beta I_B + (1 + \beta) I_{CO} \). The three variables in the equation, \( \beta \), \( I_B \), and \( I_{CO} \) increases with rise in temperature. In particular, the reverse saturation current or leakage current \( I_{CO} \) changes greatly with temperature. Specifically it doubles for every 10°C rise in temperature. The collector current \( I_c \) causes the collector base junction temperature to rise which in turn, increase \( I_{CO} \), as a result \( I_C \) will increase still further, which will further rise the temperature at the collector base junction. This process will become cumulative leading at the collector base junction. This process will become cumulative leading to “thermal runaway”. Consequently, the ratings of the transistor are exceeded which may destroy the transistor itself.

The collector is made larger in size than the emitter in order to help the heat developed at the collector junction. However if the circuit is designed such that the base current \( I_B \) is made to decrease automatically with rise in temperature, then the decrease in \( \beta I_B \) will compensate for increase in the \( (1 + \beta) I_{CO} \), keeping \( I_C \) almost constant.

THERMAL RESISTANCE
Consider transistor used in a circuit where the ambient temperature of the air around the transistor is $T_A$ °C and the temperature of the collector-base junction of the transistor is $T_J$ °C. Due to heating within the transistor $T_J$ is higher than $T_A$. As the temperature difference $T_J - T_A$ is greater, the power dissipated in the transistor, $P_D$ will be greater, i.e., $T_J - T_A \propto P_D$

The equation can be written as $T_J - T_A = \Theta P_D$, where $\Theta$ is the constant of proportionality and is called the Thermal resistance. Rearranging the above equation $\Theta = (T_J - T_A) / P_D$. Hence $\Theta$ is measured in °C/W which may be as small as 0.2 °C/W for a high power transistor that has an efficient heat sink or up to 1000°C/W for small signal, low power transistor which have no cooling provision.

As $\Theta$ represents total thermal resistance from a transistor junction to the ambient temperature, it is referred to as $\Theta_{J-A}$. However, for power transistors, thermal resistance is given form junction to case, $\Theta_{J-C}$.

The amount resistance from junction to ambience is considered to consist of 2 parts.

$$\Theta_{J-A} = \Theta_{J-C} - \Theta_{C-A}.$$  

Which indicates the heat dissipated in the junction must make its way to the surrounding air through two series paths from junction to case and from case to air. Hence the power dissipated.

$$P_D = (T_J - T_A) / \Theta_{J-A}$$

$$= (T_J - T_A) / (\Theta_{J-C} + \Theta_{C-A})$$

$\Theta_{J-C}$ is determined by the type of manufacture of the transistor and how it is located in the case, but $\Theta_{C-A}$ is determined by the surface area of the case or flange and its contact with air. If the effective surface area of the transistor case could be increased, the resistance to heat flows, or could be increased $\Theta_{C-A}$ could be decreased. This can be achieved by the use of a heat sink.

The heat sink is a relatively large, finned, usually black metallic heat conducting device in close contact with transistor case or flange. Many versions of heat sink exist depending upon the shape and size of the transistor. Larger the heat sink smaller is the thermal resistance $\Theta_{HS-A}$.

This thermal resistance is not added to $\Theta_{C-A}$ in series, but is instead in parallel with it and if $\Theta_{HS-A}$ is much less than $\Theta_{C-A}$, then $\Theta_{C-A}$ will be reduced significantly, thereby improving the dissipation capability of the transistor. Thus

$$\Theta_{J-A} = \Theta_{J-C} + \Theta_{C-A} \parallel \Theta_{HS-A}.$$
4.8 CONDITION FOR THERMAL STABILITY:

For preventing thermal runaway, the required condition is that the rate at which the heat is released at the collector junction should not exceed the rate at which the heat can be dissipated under steady state condition. Hence the condition to be satisfied to avoid thermal runaway is given by

\[ \frac{\partial P_c}{\partial T_j} < \frac{1}{\Theta} \]

If the circuit is properly designed, then the transistor cannot runaway below a specified ambient temperature or even under any conditions.

In the self biased circuit the transistor is biased in the active region. The power generated at the junction without any signal is

\[ P_c = I_c V_{CB} \approx I_c V_{CE} \]

Let us assume that the quiescent collector and the emitter currents are equal. Then

\[ P_c = I_c V_{CC} - I_c^2 (R_E + R_C) \] ...........................(1)

The condition to prevent thermal runaway can be written as

\[ \frac{\partial P_c}{\partial I_c} \frac{\partial I_c}{\partial T_j} < \frac{1}{\Theta} \] .................................(2)

As \( \Theta \) and \( \frac{\partial I_c}{\partial T_j} \) are positive, \( \frac{\partial P_c}{\partial I_c} \) should be negative in order to satisfy the above condition.

Differentiating equation (1) w.r.t \( I_c \) we get

\[ \frac{\partial P_c}{\partial I_c} = V_{CC} - 2I_c (R_E + R_C) \] .................................(3)

Hence to avoid thermal runaway it is necessary that

\[ I_c > \frac{V_{CC}}{2(R_E + R_C)} \] .................................(4)

Since VCE=VCC-IC(RE+RC) then eq(4) implies that VCE<VCC/2. If the inequality of eq(4) is not satisfied and VCE<VCC/2, then from eq(3), \( \frac{\partial P_c}{\partial I_c} \) is positive., and the corresponding eq(2) should be satisfied. Other wise thermal runaway will occur.